

HIGHLIGHTS

This section of the manual contains the following major topics:

29.1	Introduction	
29.2	Instruction Formats	
29.3	Special Function Registers as Source/Destination	
29.4	Q Cycle Activity	
29.5	Instruction Descriptions	
29.6	Design Tips	
29.7	Related Application Notes	
29.8	Revision History	

 $\ensuremath{\textcircled{}^{\circ}}$ 1997 Microchip Technology Inc.

29.1 Introduction

Each midrange instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The midrange Instruction Set Summary in Table 29-1 lists the instructions recognized by the MPASM assembler. The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- · Literal and control operations
- Table 29-2 gives the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For literal and control operations, 'k' represents an eight or eleven bit constant or literal value.

All instructions are executed in one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In these cases, the execution takes two instruction cycles with the second cycle executed as an NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Mnemonic,		Description		14-Bit Instruction Word				Status	
Operan		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORIE	NTED FI	LE REGISTER OPERATIONS							
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		· ·
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	z	1,2
BIT-ORIENT		REGISTER OPERATIONS							,
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL AN		TROL OPERATIONS							
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk	_	
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk	_	
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11			kkkk		
RETURN	-	Return from Subroutine	2	00 0000 0000 1000					
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

Table 29-1: Midrange Instruction Set

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

29.2 Instruction Formats

Figure 29-1 shows the three general formats that the instructions can have. As can be seen from the general format of the instructions, the opcode portion of the instruction word varies from 3-bits to 6-bits of information. This is what allows the midrange instruction set to have 35 instructions.

Note 1: Any unused opcode is Reserved. Use of any reserved opcode may cause unexpected operation.

Note 2: To maintain upward compatibility with future midrange products, <u>do not use</u> the OPTION and TRIS instructions.

All instruction examples use the following format to represent a hexadecimal number:

0xhh


where h signifies a hexadecimal digit.

To represent a binary number:

00000100b

where b is a binary string identifier.

Figure 29-1: General Format for Instructions



Field	Description				
f	Register file address (0x00 to 0x7F)				
W	Working register (accumulator)				
b	Bit address within an 8-bit file register (0 to 7)				
k	Literal field, constant data or label (may be either an 8-bit or an 11-bit value)				
x	Don't care (0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.				
d	Destination select; d = 0: store result in W, d = 1: store result in file register f.				
dest	Destination either the W register or the specified register file location				
label	Label name				
TOS	Top of Stack				
PC	Program Counter				
PCLATH	Program Counter High Latch				
GIE	Global Interrupt Enable bit				
WDT	Watchdog Timer				
TO	Time-out bit				
PD	Power-down bit				
[]	Optional				
()	Contents				
\rightarrow	Assigned to				
<>	Register bit field				
∈	In the set of				
italics	User defined term (font is courier)				

Table 29-2: Instruction Description Conventions

29.3 Special Function Registers as Source/Destination

The Section 29. Instruction Set's orthogonal instruction set allows read and write of all file registers, including special function registers. Some special situations the user should be aware of are explained in the following subsections:

29.3.1 STATUS Register as Destination

If an instruction writes to the STATUS register, the Z, C, DC and OV bits may be set or cleared as a result of the instruction and overwrite the original data bits written. For example, executing CLRF STATUS will clear register STATUS, and then set the Z bit leaving 0000 0100b in the register.

29.3.2 PCL as Source or Destination

Read, write or read-modify-write on PCL may have the following results:

Read PC:	$PCL \rightarrow dest; PCLATH does not change;$
Write PCL:	PCLATH \rightarrow PCH; 8-bit destination value \rightarrow PCL
Read-Modify-Write:	PCL \rightarrow ALU operand PCLATH \rightarrow PCH; 8-bit result \rightarrow PCL

Where PCH = program counter high byte (not an addressable register), PCLATH = Program counter high holding latch, dest = destination, W register or register file f.

29.3.3 Bit Manipulation

All bit manipulation instructions will first read the entire register, operate on the selected bit and then write the result back (read-modify-write (R-M-W)) the specified register. The user should keep this in mind when operating on some special function registers, such as ports.

Note: Status bits that are manipulated by the device (including the interrupt flag bits) are set or cleared in the Q1 cycle. So there is no issue with executing R-M-W instructions on registers which contain these bits.

29.4 Q Cycle Activity


Each instruction cycle (Tcy) is comprised of four Q cycles (Q1-Q4). The Q cycle is the same as the device oscillator cycle (Tosc). The Q cycles provide the timing/designation for the Decode, Read, Process Data, Write etc., of each instruction cycle. The following diagram shows the relationship of the Q cycles to the instruction cycle.

The four Q cycles that make up an instruction cycle (Tcy) can be generalized as:

- Q1: Instruction Decode Cycle or forced No Operation
- Q2: Instruction Read Cycle or No Operation
- Q3: Process the Data
- Q4: Instruction Write Cycle or No Operation

Each instruction will show the detailed Q cycle operation for the instruction.

Figure 29-2: Q Cycle Activity



29.5 Instruction Descriptions

ADDLW	Add Literal and W						
Syntax:	[label] ADDLW k						
Operands:	0 ≤ k ≤ 255						
Operation:	$(W) + k \to W$						
Status Affected:	C, DC, Z						
Encoding:	11 111x kkkk kkkk						
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.						
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2 Q3 Q4						
Decode	Read Process Write to W literal 'k' data register						
	notar a cata region.						
Example1	ADDLW 0x15						
	Before Instruction						
	W = 0x10 After Instruction						
	W = 0x25						
Example 2	ADDLW MYREG						
	Before Instruction						
	W = 0x10						
	Address of MYREG \dagger = 0x37 \dagger MYREG is a symbol for a data memory location						
	After Instruction						
	W = 0x47						
Example 3	ADDLW HIGH (LU_TABLE)						
Example o	Before Instruction						
	W = 0x10						
	Address of LU_TABLE \dagger = 0x9375						
	† LU_TABLE is a label for an address in program memory After Instruction						
	After Instruction W = 0xA3						
Example 4	ADDLW MYREG						
	Before Instruction W = 0x10						
	Address of PCL $^{\dagger} = 0x02$						
	† PCL is the symbol for the Program Counter low byte location						
	After Instruction W = 0x12						

DS31029A-page 29-8

	Add W and f						
Syntax:	[<i>label</i>]ADDWF f,d						
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]						
Operation:	$(W) + (f) \rightarrow destination$						
Status Affected:	C, DC, Z						
Encoding:	00 0111 dfff ffff						
Description:	Add the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.						
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2 Q3 Q4						
Decode	Read Process Write to						
	register 'f' data destination						
Example 1	ADDWF FSR, 0						
	Before Instruction						
	W = 0x17						
	FSR = 0xC2 After Instruction						
	W = 0 x D9						
	FSR = 0xC2						
Example 2	ADDWF INDF, 1						
	Before Instruction						
	W = 0x17 FSR = 0xC2						
	Contents of Address (FSR) = 0x20						
	After Instruction						
	W = 0x17 FSR = 0xC2						
	Contents of Address (FSR) = 0x37						
Fuenda 2							
Example 3	ADDWF PCL						
Example 3 Case 1:	ADDWF PCL Before Instruction						
•	ADDWF PCL						
•	ADDWF PCL Before Instruction W = 0x10 PCL = 0x37 C = x						
•	ADDWF PCL Before Instruction W = 0x10 PCL = 0x37 C = x After Instruction						
•	ADDWF PCL Before Instruction W = 0x10 PCL = 0x37 C = x						
•	ADDWF PCL Before Instruction W = 0x10 PCL = 0x37 C = x After Instruction PCL = 0x47						
Case 1:	ADDWF PCL Before Instruction W = 0x10 PCL = 0x37 C = x After Instruction PCL = 0x47 C = 0 Before Instruction W = 0x10						
Case 1:	ADDWF PCL Before Instruction W = 0x10 PCL = 0x37 C = x After Instruction PCL = 0x47 C = 0 Before Instruction W = 0x10 PCL = 0xF7						
Case 1:	ADDWF PCL Before Instruction W = 0x10 PCL = 0x37 C = x After Instruction PCL = 0x47 C = 0 Before Instruction W = 0x10						
Case 1:	ADDWF PCL Before Instruction W = 0x10 PCL = 0x37 C = x After Instruction PCL = 0x47 C = 0 Before Instruction W = 0x10 PCL = 0xF7 PCH = 0x08 C = x After Instruction						
Case 1:	ADDWF PCL Before Instruction W = 0x10 PCL = 0x37 C = x After Instruction PCL = 0x47 C = 0 Before Instruction W = 0x10 PCL = 0xF7 PCH = 0x08 C = x						

ANDLW	And Literal with W					
Syntax:	[<i>label</i>] ANDLW k					
Operands:	0 ≤ k ≤ 255					
Operation:	(W).AND. (k) \rightarrow W					
Status Affected:	Z					
Encoding:	11 1001 kkkk kkkk					
Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2 Q3 Q4					
Decode	Read literal Process Write to W 'k' data register					
	W = 0xA3 ; 1010 0011 (0xA3) After Instruction ; W = 0x03 ; 0000 0011 (0x03)					
Example 2	ANDLW MYREG					
·	Before Instruction W = 0xA3 Address of MYREG [†] = 0x37 [†] MYREG is a symbol for a data memory location After Instruction W = 0x23					
Example 3	ANDLW HIGH (LU_TABLE) Before Instruction W = 0xA3 Address of LU_TABLE [†] = 0x9375 [†] LU_TABLE is a label for an address in program memory After Instruction W = 0x83					

ANDWF	AND W with f
Syntax:	[<i>label</i>]ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W).AND. (f) \rightarrow destination
Status Affected:	Z
Encoding:	00 0101 dfff ffff
Description:	AND the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Q Cycle Activity:	
Q1	Q2 Q3 Q4
Decode	ReadProcessWrite toregister 'f'datadestination
Example 1	ANDWF FSR, 1
	Before Instruction ; 0001 0111 (0x17)
	W = 0x17 ; 1100 0010 (0xC2) FSR = 0xC2
	After Instruction ; 0000 0010 (0x02)
	W = 0x17
	FSR = 0x02
Example 2	ANDWF FSR, 0
	Before Instruction ; 0001 0111 (0x17) W = 0x17 : 1100 0010 (0xC2)
	W = 0x17 ; 1100 0010 (0xC2) FSR = 0xC2 ;
	After Instruction ; 0000 0010 (0x02)
	W = 0x02 FSR = 0xC2
Example 3	ANDWF INDF, 1
	Before Instruction
	W = 0x17
	FSR = 0xC2 Contents of Address (FSR) = 0x5A
	After Instruction
	W = 0x17 FSR = 0xC2
	Contents of Address (FSR) = 0x15

Instruction Set

BCF	Bit Clear f	
Syntax:	[<i>label</i>] BCF f,b	
Operands:	0 ≤ f ≤ 127 0 ≤ b ≤ 7	
Operation:	$0 \rightarrow f < b >$	
Status Affected:	None	
Encoding:	01 00bb bfff ffff	
Description:	Bit 'b' in register 'f' is cleared.	
Words:	1	
Cycles:	1	
Q Cycle Activity:		
Q1	Q2 Q3 Q4	
Decode	Read Process Write register 'f' data register 'f'	
Evenue 1		
Example 1	BCF FLAG_REG, 7	
	Before Instruction FLAG_REG = 0xC7 ; 1100 0111	
	After Instruction	
	FLAG_REG = 0x47 ; 0100 0111	
Evenue 0		
Example 2	BCF INDF, 3	
	Before Instruction W = 0x17 FSR = 0xC2 Contents of Address (FSR) = 0x2F	
	After Instruction W = 0x17 FSR = 0xC2 Contents of Address (FSR) = 0x27	

BSF

Bit Set f

DJL	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	0 ≤ f ≤ 127 0 ≤ b ≤ 7
Operation:	$1 \rightarrow f < b >$
Status Affected:	None
Encoding:	01 01bb bfff ffff
Description:	Bit 'b' in register 'f' is set.
Words:	1
Cycles:	1
Q Cycle Activity:	
Q1	Q2 Q3 Q4
Decode	ReadProcessWriteregister 'f'dataregister 'f'
Example 1	BSF FLAG_REG, 7 Before Instruction FLAG_REG =0x0A ; 0000 1010
	After Instruction
	FLAG_REG =0x8A ; 1000 1010
Example 2	BSF INDF, 3
	Before Instruction W = 0x17 FSR = 0xC2 Contents of Address (FSR) = 0x20 After Instruction W = 0x17 FSR = 0xC2 Contents of Address (FSR) = 0x28

29

BT	FSC	В	it Test, Skip i	f Clear				
Syntax:		[<i>label</i>] BT	FSC f,b					
Operands:		0 ≤ f ≤ 127 0 ≤ b ≤ 7						
Operation:		skip if (f 	>) = 0					
Status	Affected:	None						
Encod	ing:	01	10bb bf	ff ffff				
Description:		If bit 'b' is '0'		nstruction (fetc	hed during	the curren	pped. It instruction exe a 2 cycle instrue	
Words	:	1						
Cycles	8:	1(2)						
Q Cycl	le Activity:							
C	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process data	No operation				
lf skip	(2nd cycle)							
C	Q1	Q2	Q3	Q4	I			
	No operation	No operation	No operation	No operation				
Examp	ble 1		BTFSC FLAG GOTO PROC •	, 4 ESS_CODE				
Case 1:		FL	C = addres .AG= xxx0					
		After Instruction Since FLAG<4>= 0, PC = addressTRUE						
	Case 2:	Before Instruction PC = addressHERE FLAG= xxx1 xxxx						
		After Instruction Since FLAG<4>=1, PC = addressFALSE						

BTFSS	В	it Test f, Skip	o if Set			
Syntax:	[<i>label</i>] BT	FSS f,b				
Operands:	0 ≤ f ≤ 127 0 ≤ b < 7					
Operation:	skip if (f <b< td=""><td>>) = 1</td><td></td><td></td></b<>	>) = 1				
Status Affected:	None 01 11bb bfff ffff					
Encoding:						
Description:	If bit 'b' is '1	I', then the ne	ext instruction	xt instruction is skipped. In (fetched during the current instruc- DP is executed instead, making this		
Words:	1					
Cycles:	1(2)					
Q Cycle Activity:						
Q1	Q2	Q3	Q4	-		
Decode	Read register 'f'	Process data	No operation			
If skip (2nd cycle		00	04			
Q1	Q2	Q3	Q4	1		
No operation	No operation	No operation	No operation			
Example 1	FALSE	BTFSS FLAG GOTO PROC • •	, 4 EESS_CODE			
Case 1:	Before Instruction PC = addressHERE FLAG= xxx0 xxxx After Instruction Since FLAG<4>= 0, PC = addressFALSE					
Case 2:	FL After Instru	C = addres AG= xxx1				

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	0 ≤ k ≤ 2047
Operation:	(PC)+ 1→ TOS, k → PC<10:0>, (PCLATH<4:3>) → PC<12:11>
Status Affected:	None
Encoding:	10 0kkk kkkk kkkk
Description:	Call Subroutine. First, the 13-bit return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH<4:3>. CALL is a two cycle instruction.
Words:	1
Cycles:	2
Q Cycle Activity:	
1st cycle:	
Q1	Q2 Q3 Q4
Decode	Read literalProcessNo'k'dataoperation
2nd cycle:	
Q1	Q2 Q3 Q4
No operation	NoNooperationoperation
Example 1	HERE CALL THERE Before Instruction PC = AddressHERE After Instruction

After Instruction TOS = Address HERE+1 PC = Address THERE

CLRF	Clear f
Syntax:	[<i>label</i>]CLRF f
Operands:	0 ≤ f ≤ 127
Operation:	$\begin{array}{l} 00h \rightarrow f \\ 1 \rightarrow Z \end{array}$
Status Affected:	Ζ
Encoding:	00 0001 1fff ffff
Description:	The contents of register 'f' are cleared and the Z bit is set.
Words:	1
Cycles:	1
Q Cycle Activity:	
Q1	Q2 Q3 Q4
Decode	Read Process Write register 'f' data register 'f'
Example 1	CLRF FLAG_REG Before Instruction FLAG_REG=0x5A After Instruction FLAG_REG=0x00 Z = 1
Example 2	CLRF INDF Before Instruction FSR = $0xC2$ Contents of Address (FSR)= $0xAA$ After Instruction FSR = $0xC2$ Contents of Address (FSR)= $0x00$ Z = 1

CLRW	(Clear W		
Syntax:	[label]	CLRW		
Operands:	None			
Operation:	$\begin{array}{l} 00h \rightarrow W \\ 1 \rightarrow Z \end{array}$			
Status Affected:	Z			
Encoding:	00	0001	0xxx	xxxx
Description:	W register	r is clear	ed. Zero	bit (Z) is
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	Q	4
Decode	Read register 'f'	Proces data		Write gister 'W'
Example 1	CLRW			
	Poforo Inc	truction		

Before Instruction						
	W	=	0x5A			
After Instruction						
W = 0x00						
	Z	=	1			

CLR	WD ⁻	Т	Clear Wa	atchdog Tim	ner	
Syntax:		[label]] CLRWD	Г		
Operands	S:	None				
Operatior	1:	$\begin{array}{c} 0 \rightarrow W \\ 1 \rightarrow \overline{TC} \end{array}$	00h → WDT 0 → WDT prescaler count, 1 → \overline{TO} 1 → \overline{PD}			
Status Af	fected:	TO, PD	ō			
Encoding	:	00	0000	0110 01	00	
Descriptio	on:				Watchdog Timer. It also clears the pre- bits TO and PD are set.	
Words:		1				
Cycles:		1				
Q Cycle A	Activity:					
Q1		Q2	Q3	Q4		
De	ecode	No operation	Process data	Clear WDT Counter		
Example	1	CLRWDT Before Ins	truction			
		v After Instru ע ד ד F	VDT counters VDT prescale uction VDT counters VDT prescale $\overline{O} = 1$ $\overline{O} = 1$ VDT prescale	er =1:128 =0x00 er count=0		

Note: The CLRWDT instruction does not affect the assignment of the WDT prescaler.

COMF	Complement f				
Syntax:	[<i>label</i>] COMF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	$(\bar{f}) \rightarrow destination$				
Status Affected:	Z				
Encoding:	00 1001 dfff ffff				
Description:	The contents of register 'f' are 1's complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2 Q3 Q4				
Decode	Read Process Write to register 'f' data destination				
	REG1= 0x13 After Instruction REG1= 0x13 W = 0xEC				
Example 2	COMF INDF, 1				
	Before Instruction FSR = 0xC2 Contents of Address (FSR)=0xAA After Instruction FSR = 0xC2 Contents of Address (FSR)=0x55				
Example 3	COMF REG1, 1				
	Before Instruction REG1= 0xFF				
	After Instruction REG1 = 0x00 Z = 1				

DECF	Decrement f					
Syntax:	[label] DECF f,d					
Operands:	$0 \le f \le 127$ $d \in [0,1]$					
Operation:	(f) - 1 \rightarrow destination					
Status Affected:	Z					
Encoding:	00 0011 dfff ffff					
Description:	Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 th result is stored back in register 'f'.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2 Q3 Q4					
Decode	ReadProcessWrite toregister 'f'datadestination					
Example 1	DECF CNT, 1					
	Before Instruction CNT = 0x01 Z = 0					
	After Instruction CNT = 0x00 Z = 1					
Example 2	DECF INDF, 1					
	Before Instruction FSR = 0xC2 Contents of Address (FSR) = 0x01 Z = 0					
	After Instruction FSR = 0xC2 Contents of Address (FSR) = 0x00 Z = 1					
Example 3	DECF CNT, 0					
	Before Instruction CNT = 0x10 W = x Z = 0					
	After Instruction CNT = 0x10 W = 0x0F Z = 0					

DECFSZ	Decrement f, Skip if 0		
Syntax:	[label] DECFSZ f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$		
Operation:	(f) - 1 \rightarrow destination; skip if result = 0		
Status Affected:	None		
Encoding:	00 1011 dfff ffff		
Description:	The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, then the next instruction (fetched during the current instruction execution) is discarded and a NOP is executed instead, mak ing this a 2 cycle instruction.		
Words:	1		
Cycles:	1(2)		
Q Cycle Activity:			
Q1	Q2 Q3 Q4		
Decode	Read Process Write to register 'f' data destination		
If skip (2nd cycle)			
Q1	Q2 Q3 Q4		
No operation	No No No operation operation		
Example	HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • •		
Case 1:	Before Instruction PC = address HERE CNT = 0x01 After Instruction CNT = 0x00 PC = address CONTINUE		
Case 2:	Before Instruction PC = address HERE CNT = 0x02 After Instruction CNT = 0x01 PC = address HERE + 1		

GO1	ГО
-----	----

Unconditional Branch

GUIU	, i	Juconation	ai Branch	
Syntax:	[label]	GOTO k		
Operands:	0 ≤ k ≤ 20	47		
Operation:	k → PC<1 PCLATH<	0:0> 4:3> → PC<	:12:11>	
Status Affected:	None			
Encoding:	10	1kkk kk	kk kkkk	
Description:	into PC bi		ne upper bits	e eleven bit immediate value is loaded of PC are loaded from PCLATH<4:3>.
Words:	1			
Cycles:	2			
Q Cycle Activity:				
1st cycle:				
Q1	Q2	Q3	Q4	
Decode	Read literal	Process	No	
	'k'<7:0>	data	operation	
2nd cycle:	_	_	_	
Q1	Q2	Q3	Q4	
No operation	No operation	No operation	No operation	
Example	GOTO TH	ERE		

After Instruction PC =AddressTHERE

© 1997 Microchip Technology Inc.

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow destination
Status Affected:	Z
Encoding:	00 1010 dfff ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1
Cycles:	1
Q Cycle Activity:	
Q1	Q2 Q3 Q4
Decode	Read Process Write to register 'f' data destination
Example 2	Z = 0 After Instruction $CNT = 0x00$ $Z = 1$ INCF INDF, 1 Before Instruction $FSR = 0xC2$ Contents of Address (FSR) = 0xFF $Z = 0$ After Instruction $FSR = 0xC2$ Contents of Address (FSR) = 0x00 $Z = 1$
Example 3	Contents of Address (FSR) = 0x00
	CNT = 0x10 W = 0x11 Z = 0

INCFSZ	I	ncrement f,	Skip if 0	
Syntax:	[label]	INCFSZ f,d		
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]	7		
Operation:	(f) + 1 → c	destination, s	skip if result =	= 0
Status Affected:	None			
Encoding:	00	1111 df	ff ffff	
Description:	the W regi If the resu instruction	ster. If 'd' is It is 0, then t	1 the result is he next instrus discarded a	mented. If 'd' is 0 the result is placed in placed back in register 'f'. uction (fetched during the current and a NOP is executed instead, making
Words:	1			
Cycles:	1(2)			
Q Cycle Activity:				
Q1	Q2	Q3	Q4	_
Decode	Read register 'f'	Process data	Write to destination	
If skip (2nd cycle):			
Q1	Q2	Q3	Q4	1
No operation	No operation	No operation	No operation	
Example	HERE CONTINU	INCFSZ GOTO E • •	CNT, 1 LOOP	
Case 1:	Before Instruction PC = address HERE CNT = 0xFF After Instruction CNT = 0x00 PC = address CONTINUE			
Case 2:	CNT After Instru CNT	= address = 0x00		

IORLW	Inclusive OR Literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	0 ≤ k ≤ 255
Operation:	(W).OR. $k \rightarrow W$
Status Affected:	Z
Encoding:	11 1000 kkkk kkkk
Description:	The contents of the W register is OR'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Q Cycle Activity:	
Q1	Q2 Q3 Q4
Decode	Read Process Write to W literal 'k' data register
LI	
Example 1	IORLW 0x35
	Before Instruction
	W = 0x9A
	After Instruction W = 0xBF
	V = 0XBF Z = 0
Example 2	IORLW MYREG
-	Before Instruction
	W = 0x9A
	Address of MYREG [†] = 0x37
	† MYREG is a symbol for a data memory location After Instruction
	W = 0x9F
	Z = 0
Example 3	IORLW HIGH (LU_TABLE)
	Before Instruction
	W = 0x9A
	Address of LU_TABLE $\dagger = 0x9375$ \dagger LU TABLE is a label for an address in program memory
	After Instruction
	W = 0x9B
	Z = 0
Example 4	IORLW 0x00
	Before Instruction
	W = 0x00
	After Instruction W = 0x00

DS31029A-page 29-26

Syntax:	[<i>label</i>] IORWF f,d
Operands:	[/abe/] [01000 1,0 0≤f≤127
Operands.	$d \in [0,1]$
Operation:	(W).OR. (f) \rightarrow destination
Status Affected:	Z
Encoding:	00 0100 dfff ffff
Description:	Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1
Cycles:	1
Q Cycle Activity:	
Q1	Q2 Q3 Q4
Decode	Read Process Write to register 'f' data destination
Example 1	IORWF RESULT, 0
-	Before Instruction
	RESULT=0x13 W = 0x91
	W = 0x91 After Instruction
	RESULT=0x13
	W = 0x93 $Z = 0$
Example 2	IORWF INDF, 1
·	Before Instruction
	W = 0x17
	FSR = 0xC2 Contents of Address (FSR) = 0x30
	After Instruction
	W = 0x17 FSR = 0xC2
	Contents of Address (FSR) = 0x37
	Z = 0
Example 3	IORWF RESULT, 1
Case 1:	Before Instruction
	$\begin{array}{rcl} \text{RESULT=0x13} \\ \text{W} &= & 0x91 \end{array}$
	After Instruction
	RESULT=0x93 W = 0x91
	Z = 0
Case 2:	Before Instruction
	$\begin{array}{rcl} RESULT=0\mathbf{x}00\\ W &=& 0\mathbf{x}00 \end{array}$
	After Instruction
	$\begin{array}{rcl} RESULT=0x00\\ W &= & 0x00 \end{array}$

© 1997 Microchip Technology Inc.

MOVLW	Move Literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	0 ≤ k ≤ 255
Operation:	$k \rightarrow W$
Status Affected:	None
Encoding:	11 00xx kkkk kkkk
Description:	The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.
Words:	1
Cycles:	1
Q Cycle Activity:	
Q1	Q2 Q3 Q4
Decode	Read Process Write to W literal 'k' data register
Example 1	MOVLW 0x5A After Instruction
	W = 0x5A
Example 2	MOVLW MYREG
	Before Instruction W = $0x10$
	Address of Myreg † = 0x37
	† MYREG is a symbol for a data memory location After Instruction
	W = 0x37
Example 3	MOVLW HIGH (LU TABLE)
	Before Instruction
	W = 0x10
	Address of LU_TABLE [†] = 0x9375
	† LU_TABLE is a label for an address in program memory After Instruction
	W = 0x93

MOVF	Move f					
Syntax:	[<i>label</i>] MOVF f,d					
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]					
Operation:	$(f) \rightarrow destination$					
Status Affected:	Z					
Encoding:	00 1000 dfff ffff					
Description:	The contents of register 'f' is moved to a destination dependent upon the status of 'd'. If 'd' = 0, destination is W register. If 'd' = 1, the destination is file register 'f' itself. 'd' = 1 is useful to test a file register since status flag is affected.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2 Q3 Q4					
Decode	Read Process Write to register 'f' data destination					
Example 2	Z = 0 MOVF INDF, 0 Before Instruction $W = 0x17$ FSR = 0xC2 Contents of Address (FSR) = 0x00 After Instruction $W = 0x17$ FSR = 0xC2 Contents of Address (FSR) = 0x00 $Z = 1$					
Example 3	MOVF FSR, 1					
Case 1:	Before Instruction FSR = 0x43 After Instruction FSR = 0x43 Z = 0					
Case 2:	Before Instruction FSR = 0x00 After Instruction FSR = 0x00 Z = 1					

29

 $\ensuremath{\textcircled{}^{\circ}}$ 1997 Microchip Technology Inc.

M	OVWF	I	Move W	to f		
Synta	ax:	[label]	MOVWF	f		
Oper	ands:	0 ≤ f ≤ 12	7			
Oper	ation:	$(W) \to f$				
Statu	is Affected:	None				
Enco	oding:	00	0000	1ff:	f fff:	E
Desc	ription:	Move data	from W re	egister	to registe	· 'f'.
Word	ls:	1				
Cycle	es:	1				
Q Cy	cle Activity:					
r	Q1	Q2	Q3		Q4	
	Decode	Read register 'f'	Proce data		Write register '	
l		register i	uuu	•	register	
Exan	nple 1	MOVWF	OPTION	_REG		
		Before Instruction				
		$OPTION_REG=0xFF$ $W = 0x4F$				
		After Instr				
			OPTION_ N =	REG= 0x4F	0x4F	
			-	0741		
Exan	nple 2	MOVWF	INDF			
		Before Ins	struction			
			N = 0			
			SR = 0 Contents (ress (FSR) = (
		After Instr	uction			
			N = 03 SR = 03			
					ress (FSR) = (

NOP

No Operation

Syntax:	[label]	NOP						
Operands:	None							
Operation:	No opera	No operation						
Status Affected	None							
Encoding:	00	0000	0xx0		0000			
Description:	No opera	tion.						
Words:	1							
Cycles:	1							
Q Cycle Activity								
Q1	Q2	Q3		Q4				
Decode	No	No)	No				
	operation	opera	tion	ор	eration			

Example

:

HERE NOP

Before Instruction PC = address HERE After Instruction PC = address HERE + 1

> Instruction Set

29

OPTION		Load O	ption Re	gister	
Syntax:	[label]	OPTIO	N		
Operands:	None				
Operation:	$(W) \rightarrow O$	PTION			
Status Affected:	None				
Encoding:	00	0000	0110	0010	
Description:	instructio	n is sup TION is	ported fo	r code co	loaded in the OPTION register. This ompatibility with PIC16C5X products. ble register, the user can directly
Words:	1				
Cycles:	1				

To maintain upward compatibility with future PIC16CXX products, do not use this instruction.

RETFIE	I	Return from	Interrupt	
Syntax:	[label]	RETFIE		
Operands:	None			
Operation:	TOS → P 1 → GIE	C,		
Status Affected:	None			
Encoding:	00	0000 00	00 1001]
Description:	loaded in	the PC. The	Global Interr	dress at the Top of Stack (TOS) is upt Enable bit, GIE (INTCON<7>), is its. This is a two cycle instruction.
Words:	1			
Cycles:	2			
Q Cycle Activity:				
1st cycle:				
Q1	Q2	Q3	Q4	_
Decode	No operation	Process data	No operation	
2nd cycle:				
Q1	Q2	Q3	Q4	_
No operation	No operation	No operation	No operation	
Example	RETFIE			

After Instruction PC = TOS GIE = 1

29

RETLW	Return with Literal in W						
Syntax:	[label]	[<i>label</i>] RETLW k					
Operands:	0 ≤ k ≤ 25	0 ≤ k ≤ 255					
Operation:	$k \rightarrow W;$ TOS $\rightarrow P($	С					
Status Affected:	None	None					
Encoding:	11	01xx kk	kk kkkk				
Description:	loaded 13			ght bit literal 'k'. The program counter is Stack (the return address). This is a			
Words:	1						
Cycles:	2						
Q Cycle Activity:							
1st cycle:							
Q1	Q2	Q3	Q4	_			
Decode	Read literal 'k'	Process data	Write to W register				
2nd cycle:							
Q1	Q2	Q3	Q4	1			
No operation	No operation	No operation	No operation				
Example	HERE C	CALL TABLE	; offset	ains table value nas table value			
		•	, " ""				
		ADDWF PC RETLW k1	;W = offs ;Begin ta				
	F	RETLW k2	;				
	F	RETLW kn	; End of	table			
	Before Ins V	struction V = 0x07					
	•	V = value					
	F	PC = TOS	= Address H	ere + 1			

RETUR	N	Return from Subroutine					
Syntax:	[label] RETURN					
Operands:	None						
Operation:	TOS -	→ PC					
Status Affected:	None						
Encoding:	00	0000	0000 1000				
Description:				ck is POPed and the top of the stack n counter. This is a two cycle instruc-			
Words:	1						
Cycles:	2						
Q Cycle Activity:							
1st cycle:							
Q1	Q2	Q3	Q4	_			
Decode	No operation	Process data	No operation				
2nd cycle:			1	-			
Q1	Q2	Q3	Q4	_			
No operation	No operation	No operation	No operation				

Example

HERE RETURN

After Instruction PC = TOS

> 29 Instruction Set

© 1997 Microchip Technology Inc.

Rotate Left f through Carry					
[<i>label</i>] RLF f,d					
$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$					
See description below					
С					
00 1101 dfff ffff					
The contents of register 'f' are rotated one bit to the left through the Carr Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.					
C Register f					
1					
1					
Q2 Q3 Q4					
ReadProcessWrite toregister 'f'datadestination					
RLF REG1,0					
Before Instruction REG1= 1110 0110 C = 0					
After Instruction REG1=1110 0110 W =1100 1100 C =1					
RLF INDF, 1					
Before Instruction					
W = xxxx xxxx FSR = 0xC2 Contents of Address (FSR) = 0011 1010 C = 1					
After Instruction W = 0x17 FSR = 0xC2 Contents of Address (FSR) = 0111 0101 C = 0					
Before Instruction W = xxxx xxxx					
vv = xxxx xxxx					
FSR = 0xC2 Contents of Address (FSR) = 1011 1001					
Contents of Address (FSR) = 1011 1001 C = 0					

RRF	Rotate Right f through Carry					
Syntax:	[<i>label</i>] RRF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$					
Operation:	See description below					
Status Affected:	C					
Encoding:	00 1100 dfff ffff					
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.					
	C Register f					
Words:	1					
Cycles:	1					
Q Cycle Activity	:					
Q1	Q2 Q3 Q4					
Decode	Read Process Write to register 'f' data destination					
Example 1	RRF REG1, 0 Before Instruction REG1= 1110 0110 W = xxxx xxxx C = 0 After Instruction REG1= 1110 0110 W = 0111 0011 C = 0					
Example 2	RRF INDF, 1					
Case 1:	Before Instruction					
	W = xxxx xxxx FSR = 0xC2 Contents of Address (FSR) = 0011 1010 C = 1					
	After Instruction W = 0x17 FSR = 0xC2 Contents of Address (FSR) = 1001 1101 C = 0					
Case 2:	Before Instruction W = xxxx xxxx FSR = 0xC2 Contents of Address (FSR) = 0011 1001 C = 0					
	After Instruction W = 0x17 FSR = 0xC2 Contents of Address (FSR) = 0001 1100 C = 1					

Instruction Set

SLEEP

<u> </u>				
Syntax:	[label]	SLEEP		
Operands:	None			
Operation:	$\begin{array}{l} 00h \rightarrow W \\ 0 \rightarrow WDT \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$	DT, ⁻ prescaler c	ount,	
Status Affected:	TO, PD			
Encoding:	00	0000 01	10 0011	
Description:	Watchdog	g Timer and	its prescaler	cleared. Time-out status bit, TO is set. count are cleared. node with the oscillator stopped.
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	Q4	
Decode	No operation	No operation	Go to sleep	
Example:		SLEEP		

Note: The SLEEP instruction does not affect the assignment of the WDT prescaler

SUBLW		Subtract V		Literal
Syntax:	[label]	SUBLW	k	
Operands:	0 ≤ k ≤ 2			
Operation:	k - (W) –	> W		
Status Affected:	C, DC, Z			
Encoding:	11	110x	kkkk	kkkk
Description:		gister is su The result i		
Words:	1			
Cycles:	1			
Q Cycle Activity	:			
Q1	Q2	Q3	Q4	
Decode	Read literal 'k'	Process data		e to W ister
L	-		_,	
Example 1:	SUBLW 0	x02		
Case 1:	Before Instru			
	W			
	C			
	Z After Instruc			
	After Instruc			
	C		; res	sult is posi
	Z	-		
Case 2:	Before Instru			
	W C			
	Z			
	After Instruc	tion		
		= 0x00		
	C Z		; res	sult is zero
Case 3:	Before Instru	uction		
	W	= 0x03		
	C	= x		
		= X		
	After Instruc	uon		
			; res	sult is nega
	Z	= 0		-
Example 2	SUBLW	MYREG		
	Before Ins			
		V = 0x10 Address of M3		- 0227
		Madress of My		
	After Instr	uction		
		V = 0x27 C = 1		is positive
	C C		, resuit	is positive

29

SUBWF	
Syntax:	[label] SUBWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - (W) \rightarrow destination
Status Affected:	C, DC, Z
Encoding:	00 0010 dfff ffff
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0 th result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Q Cycle Activity	:
Q1	Q2 Q3 Q4
Decode	Read Process Write to register 'f' data destination
Example 1:	SUBWF REG1,1
Case 1:	Before Instruction
	REG1= 3
	W = 2
	C = x $Z = x$
	After Instruction
	REG1= 1
	W = 2 C = 1 ; result is positive
	Z = 0
Case 2:	Before Instruction
	REG1= 2
	W = 2 C = x
	Z = x
	After Instruction
	$\begin{array}{rcl} REG1=& 0\\ W &=& 2 \end{array}$
	C = 1 ; result is zero
	Z = 1
Case 3:	Before Instruction
	REG1= 1 W = 2
	C = x
	Z = x
	After Instruction
	REG1= 0xFF $W = 2$
	C = 0 ; result is negative
	Z = 0

SWAPF	S	Swap Nibble	s in f	
Syntax:	[label] S	SWAPF f,d		
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]	7		
Operation:		 destination destination 		
Status Affected:	None			
Encoding:	00	1110 df	ff ffff	
Description:			ibbles of register 'f' are exchanged. If 'd' is 0 t gister. If 'd' is 1 the result is placed in register	
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	Q4	
Decode	Read register 'f'	Process data	Write to destination	
Example 1	SWAPF	REG, 0		
	Before Ins			
	201010 1110	REG1= 0xA5		
	After Instr	uction		
		REG1= 0xA5 W = 0x5A		
Example 2	SWAPF	INDF, 1		
	F	V = 0x17 SR = 0xC2	dress (FSR) = 0x20	
		uction V = 0x17 SR = 0xC2		
			dress (FSR) = 0x02	
Example 3	SWAPF	REG, 1		
	Before Ins	truction		
		REG1= 0xA5	,	
	After Instr	uction		

TRIS		Load T	RIS Regis	ster	
Syntax:	[label]	TRIS	f		
Operands:	5≤f≤7				
Operation:	$(W) \rightarrow TF$	RIS regis	ster f;		
Status Affected:	None				
Encoding:	00	0000	0110	Offf	
Description:		ce TRIS	•••		e compatibility with the PIC16C5X prod- able and writable, the user can directly
Words:	1				
Cycles:	1				

Example

To maintain upward compatibility with future PIC16CXX products, do	
not use this instruction.	

XORLW	Exc	usive C	R Literal w	ith W		
Syntax:	[<i>label</i>] XC	RLW k	(
Operands:	0 ≤ k ≤ 255					
Operation:	(W).XOR. k -	→W				
Status Affected:	Z					
Encoding:	11 10	10 kk	kk kkkk			
Description:	The contents result is place			e XOR'ed v	vith the	e eight bit literal 'k'. The
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2 Q3		Q4	_		
Decode	Read F literal 'k'	rocess data	Write to W register			
Example 1	XORLW 0x	AF		; 1010 1	.111	(0xAF)
	Before Instru	ction		; 1011 0	101	(0xB5)
	W	= 0x8	35	;		
	After Instruct	ion		; 0001 1	.010	(0x1A)
	W Z	= 0x ⁻ = 0	1A			
Example 2	XORLW MY	REG				
	Before Instruc					
		= 0xAF	$reg^{\dagger} = 0x37$,		
			symbol for a d		locatior	ı
	After Instruction	on				
		= 0x18 = 0				
	_	-				
Example 3	XORLW HIC	H (LU '	TABLE)			
	Before Instruc		,			
	W	= 0xAF				
			_TABLE $\dagger = 0$			
	After Instructio		s a label for a	1 address in	program	n memory
	W	= 0x3C				
	Z	= 0				

XORWF							
Syntax:	$\begin{bmatrix} abel \end{bmatrix}$ 7 $0 \le f \le 127$	KORWF f,d					
Operands:	0≤1≤127 d∈[0,1]						
Operation:	(W).XOR.	(f) \rightarrow destina	tion				
Status Affected:	Z						
Encoding:	00	0110 dff	f ffff				
Description:		Exclusive OR the contents of the W result is stored in the W register. If 'c ter 'f'.					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	Q4	_			
Decode	Read register 'f'	Process data	Write to destination				
Example 1	XORWF	REG, 1		;	1010	1111	(0xAF)
	Before Instruction				1011	0101	(0xB5)
		REG= 0xAF		;			
		W = 0xB5		;	0001	1010	(0x1A)
	After Instr	uction					
		REG = 0x1A $W = 0xB5$					
Example 2	XORWF	REG, 0		;	1010	1111	(OxAF)
	Before Ins	truction		;	1011	0101	(0xB5)
		REG= 0xAF		;			
		W = 0xB5		;	0001	1010	(0x1A)
	After Instru						
		REG = 0xAF $W = 0x1A$					
	WODUD	INDF, 1					
Example 3	XORWF						
Example 3	Before Ins V F	V = 0xB5 SR = 0xC2	drace (ESD) -	- 0			
Example 3	Before Ins V F	V = 0xB5 SR = 0xC2 Contents of Add	dress (FSR) =	= 0>	άF		
Example 3	Before Ins V F C After Instru V	V = 0xB5 SR = 0xC2 Contents of Add	dress (FSR) =	= 0x	άF		